



Corres. and Mail  
**BOX AF**

**PATENT**  
**DOCKET NO.: 2207/9865**  
**Assignee: Intel Corporation**

**Response Under 37 C.F.R. § 1.116**  
**Expedited Procedure**  
**Examining Group 2186**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

APPLICANTS : Manoj Khare et al.  
SERIAL NO. : 09/749,660  
FILED : December 28, 2000  
FOR : METHOD AND APPARATUS FOR REDUCING  
MEMORY LATENCY IN A CACHE COHERENT  
MULTI-NODE ARCHITECTURE  
GROUP ART UNIT : 2186  
EXAMINER : Tuan V. Thai  
ASSIGNEE : INTEL CORPORATION

**RECEIVED**

**DEC 09 2004**

**Technology Center 2100**

Mail Stop AF  
HON. COMMISSIONER  
FOR PATENTS  
P.O. Box 1450  
Alexandria, VA 22313-1450

**AMENDMENT**

S I R:

The following amendments and remarks below are respectfully submitted in  
response to the Office Action dated June 3, 2004.